This page displays the ARTES Invitation To Tenders (ITTs) which are published on EMITS. Use the selection criteria on the left to refine your search.
Funding of the individual Prime or subcontractors, for ARTES Core Competitiveness and ARTES Applications activities, is subject to authorisation of the required ARTES budget by the related National Delegations. Therefore, bidding teams are requested to inform their National Delegation(s) of their intention to participate in funded activities already before submitting a proposal.
Displaying 1 - 4 of 4
Please, click here to see more options to narrow your search.
The objective of the activity is to design, manufacture and test an electric pump fed propellant supply system. The testing is expected to be performed under representative load conditions (e.g. with an existing bi-propellant thruster),.
The objective of this activity is to develop, manufacture and test an Engineering Model of a Photonic Lantern Receiver, reducing the complexity of the receiver for optical communication terminals by eliminating the complex pointing and tracking system (tip-tilt mirror) that is otherwise needed to efficiently collect the light onto a fast photodetector.
Targeted Improvements: Enab...
The objective of the activity is to develop a switchable beam-pointing solution for low-profile Direct-To-Home (DTH) antennas, as an alternative to reflector based multiple feed DTH antennas. A prototype of a low profile Ku-band DTH antenna shall be designed, manufactured and tested in order to validate the proposed solution and demonstrate the concept.
Targeted Improvements:Reduction of the mechanical form factor, complexity and instal...
The objective of this activity is to design, manufacture and test miniaturised Ku- and Ka-band RF filters integrating a wide-band differential interface for on-board digital signal processors.
Targeted Improvements: Enabling technology development of miniaturized Ku- and Ka-band filters with a wide-band differential interface not existing today in Europe. Footprint reduction by 30%of pre- and post- processor modules.