AVSAT Amplifier Lineariser Study

Status date

This study fits into an overall strategic plan to establish linearised amplifier products that have applications in larger systems as well as being ‘stand-alone’ developments. The study will review three candidate linearising techniques which can be subsequently used in the development of a standalone, linearised High Power Amplifier (HPA) for the AVSAT terminals market.

click for larger image

The study is the ARTES 5.2 part of the above block diagram which provides the linearising technique to be used in the ARTES 3-4 amplifier development.

CDE will use its GaN PA to determine the characteristics needed by the lineariser. Three candidate techniques have been identified:

  • Low-order, diode-based,
  • High-order analogue function-based,
  • Digital predistortion.

The objectives of the study are to:

  • Breadboard and test the diode lineariser,
  • Assess and review the High-order and Digital predistorters,
  • Recommend, from technical, commercial and industrialisation aspects the approach to be used in the ARTES 3-4 GaN Amplifier programme.

There are several key issues to be addressed:

  • WP2100: the lineariser characteristic is implemented using higher order (up to 7th order polynomial) using FET-based current-mode analogue function synthesis. The feasibility of implementing the required polynomial using FET building blocks and then the industrial process development are considered as serious challenges.
  • WP2200: the simplicity of the diode predistorter may have some performance limitations.
  • WP2300: the complexity of the digital predistorter includes the need to have access to I Q signals as part of the digital processing. Hence the way in which the predistorter can be integrated within any amplifier design is a key consideration.
  • WP3000: The realisation and industrialisation of each technique are as important as their respective technical merits.

CDE has developed a Gallium Nitride-based (GaN) SSPA design which takes advantage of the greater efficiency offered by this new type of semiconductor. With a working prototype already in operation, CDE consider that one of the basic “building blocks” is now close to market.

Exploiting the potential of a GaN-based power amplifier requires that some form of lineariser is included in the amplifier architecture and CDE has, through its own corporate contacts, access to several candidate linearisation approaches.

This proposed ARTES 5.2 development enables CDE to identify the most appropriate linearising technique to be used in conjunction with its power amplifier developments. This will result in an innovative range of high efficiency power amplifier products that will principally address terrestrial markets as well as some niche space-borne applications.


The overall architecture is as shown in the “Project Objectives” section above.


There are three sequential work packages:

  • WP1000: Baseline activities including characterisation of the GaN PA to determine the required linearization characteristic.
  • WP2000: Three WP, each covering the review of one candidate linearization technique.
  • WP3000: Recommendations and Reporting.
Current status

The project is now finished.

All WP are complete:

In WP1000 a GaN PA module was built to ensure we had a sufficiently reliable unit on which to conduct tests. The PA was characterised for AM-AM and AM-PM. The AM-PM characteristic is not significant (as expected for a GaN PA) and is discounted.

The High Order polynomial function was reviewed in WP2100. Although the techniques look promising and offer much closer curve fitting, the practical and industrial realisation, either at RF or IF requires substantial process development to implement the complexity of ASIC required.

The diode predistorter is a conventional technique and WP2200 used a “standard” implementation as a basis for evaluating the linearised PA. Although cost-effective and implementable in the short term, the performance was marginal some way short of the required output power for the BGAN application. Consultation with the University of Manchester indicates, from further simulation and modelling, that a more complex implementation incorporating circuitry to match pre-distorter and amplifier third order signal levels can generate the required improvements in amplifier efficiency.

WP2300 comprised the review of testing carried out by the Canadian Communication Research Centre (CRC) of a patented digital predistorter and the CDE GaN PA. There is a viable performance improvement through the use of this technique, albeit more complex.

WP3000 summarised the relative merits of the three approaches and concludes that the WP2300 Digital Predistorter and the WP2200 Diode Predistorter, as enhanced by the techniques identified by Uni of Manchester, are suitable for incorporation in subsequent CDE amplifier products.